

INSTRUCTION SET

Instruction Set

8086 supports 6 types of instructions.

- 1. Data Transfer Instructions**
- 2. Arithmetic Instructions**
- 3. Logical Instructions**
- 4. String manipulation Instructions**
- 5. Process Control Instructions**
- 6. Program Execution Transfer Instructions**

Instruction Set

1. Data Transfer Instructions

Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: Source operand and Destination operand of the same size.

Source: Register or a memory location or an immediate data
Destination : Register or a memory location.

The size should be a either a byte or a word.

A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.

Instruction Set

1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

MOV reg2/ mem, reg1/ mem

MOV reg2, reg1
MOV mem, reg1
MOV reg2, mem

(reg2) ← (reg1)
(mem) ← (reg1)
(reg2) ← (mem)

MOV reg/ mem, data

MOV reg, data
MOV mem, data

(reg) ← data
(mem) ← data

XCHG reg2/ mem, reg1

XCHG reg2, reg1
XCHG mem, reg1

(reg2) ↔ (reg1)
(mem) ↔ (reg1)

Instruction Set

1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

PUSH reg16/ mem

PUSH reg16

$$\begin{aligned} (\text{SP}) &\leftarrow (\text{SP}) - 2 \\ \text{MA}_S &= (\text{SS}) \times 16_{10} + \text{SP} \\ (\text{MA}_S ; \text{MA}_S + 1) &\leftarrow (\text{reg16}) \end{aligned}$$

PUSH mem

$$\begin{aligned} (\text{SP}) &\leftarrow (\text{SP}) - 2 \\ \text{MA}_S &= (\text{SS}) \times 16_{10} + \text{SP} \\ (\text{MA}_S ; \text{MA}_S + 1) &\leftarrow (\text{mem}) \end{aligned}$$

POP reg16/ mem

POP reg16

$$\begin{aligned} \text{MA}_S &= (\text{SS}) \times 16_{10} + \text{SP} \\ (\text{reg16}) &\leftarrow (\text{MA}_S ; \text{MA}_S + 1) \\ (\text{SP}) &\leftarrow (\text{SP}) + 2 \end{aligned}$$

POP mem

$$\begin{aligned} \text{MA}_S &= (\text{SS}) \times 16_{10} + \text{SP} \\ (\text{mem}) &\leftarrow (\text{MA}_S ; \text{MA}_S + 1) \\ (\text{SP}) &\leftarrow (\text{SP}) + 2 \end{aligned}$$

Instruction Set

1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

IN A, [DX]		OUT [DX], A	
IN AL, [DX]	$\text{PORT}_{\text{addr}} = (\text{DX})$ $(\text{AL}) \leftarrow (\text{PORT})$	OUT [DX], AL	$\text{PORT}_{\text{addr}} = (\text{DX})$ $(\text{PORT}) \leftarrow (\text{AL})$
IN AX, [DX]	$\text{PORT}_{\text{addr}} = (\text{DX})$ $(\text{AX}) \leftarrow (\text{PORT})$	OUT [DX], AX	$\text{PORT}_{\text{addr}} = (\text{DX})$ $(\text{PORT}) \leftarrow (\text{AX})$
IN A, addr8		OUT addr8, A	
IN AL, addr8	$(\text{AL}) \leftarrow (\text{addr8})$	OUT addr8, AL	$(\text{addr8}) \leftarrow (\text{AL})$
IN AX, addr8	$(\text{AX}) \leftarrow (\text{addr8})$	OUT addr8, AX	$(\text{addr8}) \leftarrow (\text{AX})$

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p>ADD reg2/ mem, reg1/mem</p> <p>ADC reg2, reg1 ADC reg2, mem ADC mem, reg1</p>	<p>$(reg2) \leftarrow (reg1) + (reg2)$ $(reg2) \leftarrow (reg2) + (mem)$ $(mem) \leftarrow (mem) + (reg1)$</p>
<p>ADD reg/mem, data</p> <p>ADD reg, data ADD mem, data</p>	<p>$(reg) \leftarrow (reg) + data$ $(mem) \leftarrow (mem) + data$</p>
<p>ADD A, data</p> <p>ADD AL, data8 ADD AX, data16</p>	<p>$(AL) \leftarrow (AL) + data8$ $(AX) \leftarrow (AX) + data16$</p>

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p>ADC reg2/ mem, reg1/mem</p> <p>ADC reg2, reg1 ADC reg2, mem ADC mem, reg1</p>	$(\text{reg2}) \leftarrow (\text{reg1}) + (\text{reg2}) + \text{CF}$ $(\text{reg2}) \leftarrow (\text{reg2}) + (\text{mem}) + \text{CF}$ $(\text{mem}) \leftarrow (\text{mem}) + (\text{reg1}) + \text{CF}$
<p>ADC reg/mem, data</p> <p>ADC reg, data ADC mem, data</p>	$(\text{reg}) \leftarrow (\text{reg}) + \text{data} + \text{CF}$ $(\text{mem}) \leftarrow (\text{mem}) + \text{data} + \text{CF}$
<p>ADDC A, data</p> <p>ADD AL, data8 ADD AX, data16</p>	$(\text{AL}) \leftarrow (\text{AL}) + \text{data8} + \text{CF}$ $(\text{AX}) \leftarrow (\text{AX}) + \text{data16} + \text{CF}$

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p>SUB reg2/ mem, reg1/mem</p> <p>SUB reg2, reg1 SUB reg2, mem SUB mem, reg1</p>	<p>$(reg2) \leftarrow (reg1) - (reg2)$ $(reg2) \leftarrow (reg2) - (mem)$ $(mem) \leftarrow (mem) - (reg1)$</p>
<p>SUB reg/mem, data</p> <p>SUB reg, data SUB mem, data</p>	<p>$(reg) \leftarrow (reg) - data$ $(mem) \leftarrow (mem) - data$</p>
<p>SUB A, data</p> <p>SUB AL, data8 SUB AX, data16</p>	<p>$(AL) \leftarrow (AL) - data8$ $(AX) \leftarrow (AX) - data16$</p>

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p>SBB reg2/ mem, reg1/mem</p> <p>SBB reg2, reg1 SBB reg2, mem SBB mem, reg1</p>	$(\text{reg2}) \leftarrow (\text{reg1}) - (\text{reg2}) - \text{CF}$ $(\text{reg2}) \leftarrow (\text{reg2}) - (\text{mem}) - \text{CF}$ $(\text{mem}) \leftarrow (\text{mem}) - (\text{reg1}) - \text{CF}$
<p>SBB reg/mem, data</p> <p>SBB reg, data SBB mem, data</p>	$(\text{reg}) \leftarrow (\text{reg}) - \text{data} - \text{CF}$ $(\text{mem}) \leftarrow (\text{mem}) - \text{data} - \text{CF}$
<p>SBB A, data</p> <p>SBB AL, data8 SBB AX, data16</p>	$(\text{AL}) \leftarrow (\text{AL}) - \text{data8} - \text{CF}$ $(\text{AX}) \leftarrow (\text{AX}) - \text{data16} - \text{CF}$

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

INC reg/ mem	
INC reg8	$(\text{reg8}) \leftarrow (\text{reg8}) + 1$
INC reg16	$(\text{reg16}) \leftarrow (\text{reg16}) + 1$
INC mem	$(\text{mem}) \leftarrow (\text{mem}) + 1$
DEC reg/ mem	
DEC reg8	$(\text{reg8}) \leftarrow (\text{reg8}) - 1$
DEC reg16	$(\text{reg16}) \leftarrow (\text{reg16}) - 1$
DEC mem	$(\text{mem}) \leftarrow (\text{mem}) - 1$

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

MUL reg/ mem	
MUL reg	<u>For byte</u> : $(AX) \leftarrow (AL) \times (\text{reg8})$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (\text{reg16})$
MUL mem	<u>For byte</u> : $(AX) \leftarrow (AL) \times (\text{mem8})$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (\text{mem16})$
IMUL reg/ mem	
IMUL reg	<u>For byte</u> : $(AX) \leftarrow (AL) \times (\text{reg8})$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (\text{reg16})$
IMUL mem	<u>For byte</u> : $(AX) \leftarrow (AX) \times (\text{mem8})$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (\text{mem16})$

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

DIV reg/ mem

DIV reg

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) \text{ :- } (\text{reg8})$ Quotient

$(AH) \leftarrow (AX) \text{ MOD}(\text{reg8})$ Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) \text{ :- } (\text{reg16})$ Quotient

$(DX) \leftarrow (DX)(AX) \text{ MOD}(\text{reg16})$ Remainder

DIV mem

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) \text{ :- } (\text{mem8})$ Quotient

$(AH) \leftarrow (AX) \text{ MOD}(\text{mem8})$ Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) \text{ :- } (\text{mem16})$ Quotient

$(DX) \leftarrow (DX)(AX) \text{ MOD}(\text{mem16})$ Remainder

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

IDIV reg/ mem

IDIV reg

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (reg8)$ Quotient

$(AH) \leftarrow (AX) \text{ MOD}(reg8)$ Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (reg16)$ Quotient

$(DX) \leftarrow (DX)(AX) \text{ MOD}(reg16)$ Remainder

IDIV mem

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (mem8)$ Quotient

$(AH) \leftarrow (AX) \text{ MOD}(mem8)$ Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (mem16)$ Quotient

$(DX) \leftarrow (DX)(AX) \text{ MOD}(mem16)$ Remainder

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

CMP reg2/mem, reg1/ mem

CMP reg2, reg1

Modify flags \leftarrow (reg2) - (reg1)

If (reg2) > (reg1) then CF=0, ZF=0, SF=0

If (reg2) < (reg1) then CF=1, ZF=0, SF=1

If (reg2) = (reg1) then CF=0, ZF=1, SF=0

CMP reg2, mem

Modify flags \leftarrow (reg2) - (mem)

If (reg2) > (mem) then CF=0, ZF=0, SF=0

If (reg2) < (mem) then CF=1, ZF=0, SF=1

If (reg2) = (mem) then CF=0, ZF=1, SF=0

CMP mem, reg1

Modify flags \leftarrow (mem) - (reg1)

If (mem) > (reg1) then CF=0, ZF=0, SF=0

If (mem) < (reg1) then CF=1, ZF=0, SF=1

If (mem) = (reg1) then CF=0, ZF=1, SF=0

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

CMP reg/mem, data

CMP reg, data

Modify flags \leftarrow (reg) - (data)

If (reg) > data then CF=0, ZF=0, SF=0

If (reg) < data then CF=1, ZF=0, SF=1

If (reg) = data then CF=0, ZF=1, SF=0

CMP mem, data

Modify flags \leftarrow (mem) - (mem)

If (mem) > data then CF=0, ZF=0, SF=0

If (mem) < data then CF=1, ZF=0, SF=1

If (mem) = data then CF=0, ZF=1, SF=0

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

CMP A, data

CMP AL, data8

Modify flags \leftarrow (AL) - data8

If (AL) > data8 then CF=0, ZF=0, SF=0

If (AL) < data8 then CF=1, ZF=0, SF=1

If (AL) = data8 then CF=0, ZF=1, SF=0

CMP AX, data16

Modify flags \leftarrow (AX) - data16

If (AX) > data16 then CF=0, ZF=0, SF=0

If (mem) < data16 then CF=1, ZF=0, SF=1

If (mem) = data16 then CF=0, ZF=1, SF=0

Instruction Set

3. Logical Instructions

Mnemonics: **AND**, **OR**, **XOR**, **TEST**, **SHR**, **SHL**, **RCR**, **RCL** ...

AND A, data AND AL, data8	$(AL) \leftarrow (AL) \& \text{data8}$
AND AX, data16	$(AX) \leftarrow (AX) \& \text{data16}$
AND reg/mem, data AND reg, data	$(\text{reg}) \leftarrow (\text{reg}) \& \text{data}$
AND mem, data	$(\text{mem}) \leftarrow (\text{mem}) \& \text{data}$

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

OR reg2/mem, reg1/mem OR reg2, reg1	$(reg2) \leftarrow (reg2) (reg1)$
OR reg2, mem	$(reg2) \leftarrow (reg2) (mem)$
OR mem, reg1	$(mem) \leftarrow (mem) (reg1)$
OR reg/mem, data OR reg, data OR mem, data	$(reg) \leftarrow (reg) data$ $(mem) \leftarrow (mem) data$
OR A, data OR AL, data8 OR AX, data16	$(AL) \leftarrow (AL) data8$ $(AX) \leftarrow (AX) data16$

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

XOR reg2/mem, reg1/mem XOR reg2, reg1 XOR reg2, mem XOR mem, reg1	$(reg2) \leftarrow (reg2) \wedge (reg1)$ $(reg2) \leftarrow (reg2) \wedge (mem)$ $(mem) \leftarrow (mem) \wedge (reg1)$
XOR reg/mem, data XOR reg, data XOR mem, data	$(reg) \leftarrow (reg) \wedge data$ $(mem) \leftarrow (mem) \wedge data$
XOR A, data XOR AL, data8 XOR AX, data16	$(AL) \leftarrow (AL) \wedge data8$ $(AX) \leftarrow (AX) \wedge data16$

Instruction Set

3. Logical Instructions



Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

TEST reg2/mem, reg1/mem TEST reg2, reg1 TEST reg2, mem TEST mem, reg1	Modify flags \leftarrow (reg2) & (reg1) Modify flags \leftarrow (reg2) & (mem) Modify flags \leftarrow (mem) & (reg1)
TEST reg/mem, data TEST reg, data TEST mem, data	Modify flags \leftarrow (reg) & data Modify flags \leftarrow (mem) & data
TEST A, data TEST AL, data8 TEST AX, data16	Modify flags \leftarrow (AL) & data8 Modify flags \leftarrow (AX) & data16

Instruction Set

3. Logical Instructions



Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

<p>SHR reg/mem</p> <p>SHR reg</p> <p>i) SHR reg, 1</p> <p>ii) SHR reg, CL</p> <p>SHR mem</p> <p>i) SHR mem, 1</p> <p>ii) SHR mem, CL</p>	$CF \leftarrow B_{LSD} ; B_n \leftarrow B_{n+1} ; B_{MSD} \leftarrow 0$ <p style="text-align: center;">reg 8 / mem 8</p>  <p>The diagram shows an 8-bit register with bits B₇ (MSD) to B₀ (LSD) and a Carry Flag (CF). An arrow labeled '0' points to the CF bit. Curved arrows below the register indicate a rightward shift of one bit position.</p> <p style="text-align: center;">reg 16 / mem 16</p>  <p>The diagram shows a 16-bit register with bits B₁₅ (MSD) to B₀ (LSD) and a Carry Flag (CF). An arrow labeled '0' points to the CF bit. Curved arrows below the register indicate a rightward shift of one bit position.</p>
---	---

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

<p>SHL reg/mem or SAL reg/mem</p> <p>SHL reg or SAL reg</p> <p>i) SHL reg, 1 or SAL reg, 1</p> <p>ii) SHL reg, CL or SAL reg, CL</p> <p>SHL mem or SAL mem</p> <p>i) SHL mem, 1 or SAL mem, 1</p> <p>ii) SHL mem, CL or SAL mem, CL</p>	<p>$CF \leftarrow B_{MSD} ; B_{n+1} \leftarrow B_n ; B_{LSD} \leftarrow 0$</p> <p>reg 8 / mem 8</p>  <p>The diagram shows a horizontal register with 9 bits. The leftmost bit is labeled 'CF'. The next eight bits are labeled B₇, B₆, B₅, B₄, B₃, B₂, B₁, and B₀ from left to right. Above B₇ is the label 'MSD' and above B₀ is 'LSD'. An arrow points from the B₀ bit to the right, labeled '← 0'. Below the register, curved arrows indicate a leftward shift: from B₇ to B₆, B₆ to B₅, B₅ to B₄, B₄ to B₃, B₃ to B₂, B₂ to B₁, and B₁ to B₀.</p> <p>reg 16 / mem 16</p>  <p>The diagram shows a horizontal register with 17 bits. The leftmost bit is labeled 'CF'. The next three bits are labeled B₁₅, B₁₄, and B₁₃. This is followed by an ellipsis '.....'. The final three bits are labeled B₂, B₁, and B₀. Above B₁₅ is the label 'MSD' and above B₀ is 'LSD'. An arrow points from the B₀ bit to the right, labeled '← 0'. Below the register, curved arrows indicate a leftward shift between adjacent bits from B₁₅ down to B₁.</p>
--	---

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

RCR reg/mem

RCR reg

i) RCR reg, 1



ii) RCR reg, CL

RCR mem

i) RCR mem, 1

ii) RCR mem, CL



$$B_n \leftarrow B_{n-1} ; B_{\text{MSD}} \leftarrow \text{CF} ; \text{CF} \leftarrow B_{\text{LSD}}$$



Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

<p>ROL reg/mem</p> <p>ROL reg</p> <p>i) ROL reg, 1</p> <p>ii) ROL reg, CL</p>	$B_{n+1} \leftarrow B_n ; CF \leftarrow B_{MSD} ; B_{LSD} \leftarrow B_{MSD}$  <p>The diagram shows a register or memory location of 8 bits. The bits are labeled B₇ (MSD) through B₀ (LSD). A curved arrow labeled 'reg 8 / mem 8' indicates a rotation from the MSD to the LSD. Below the bit boxes, small curved arrows point from B₇ to B₆, B₆ to B₅, B₅ to B₄, B₄ to B₃, B₃ to B₂, B₂ to B₁, and B₁ to B₀. A separate box labeled 'CF' is shown to the left of B₇, with an arrow pointing from B₇ to it.</p>
<p>ROL mem</p> <p>i) ROL mem, 1</p> <p>ii) ROL mem, CL</p>	 <p>The diagram shows a register or memory location of 16 bits. The bits are labeled B₁₅ (MSD) through B₀ (LSD). A curved arrow labeled 'reg 16 / mem 16' indicates a rotation from the MSD to the LSD. Below the bit boxes, small curved arrows point from B₁₅ to B₁₄, B₁₄ to B₁₃, B₁₃ to B₁₂, B₁₂ to B₁₁, B₁₁ to B₁₀, B₁₀ to B₉, B₉ to B₈, B₈ to B₇, B₇ to B₆, B₆ to B₅, B₅ to B₄, B₄ to B₃, B₃ to B₂, B₂ to B₁, and B₁ to B₀. A separate box labeled 'CF' is shown to the left of B₁₅, with an arrow pointing from B₁₅ to it.</p>

4. String Manipulation Instructions

- ❑ **String : Sequence of bytes or words**
- ❑ **8086 instruction set includes instruction for string movement, comparison, scan, load and store.**
- ❑ **REP instruction prefix** : used to repeat execution of string instructions
- ❑ **String instructions end with S or SB or SW.**
S represents string, **SB** string byte and **SW** string word.
- ❑ **Offset or effective address of the source operand is stored in SI register and that of the destination operand is stored in DI register.**
- ❑ **Depending on the status of DF, SI and DI registers are automatically updated.**
- ❑ **DF = 0 ⇒ SI and DI are incremented by 1 for byte and 2 for word.**
- ❑ **DF = 1 ⇒ SI and DI are decremented by 1 for byte and 2 for word.**

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

REP

REPZ/ REPE

(Repeat CMPS or SCAS until ZF = 0)

While $CX \neq 0$ and $ZF = 1$, repeat execution of string instruction and $(CX) \leftarrow (CX) - 1$

REPNZ/ REPNE

(Repeat CMPS or SCAS until ZF = 1)

While $CX \neq 0$ and $ZF = 0$, repeat execution of string instruction and $(CX) \leftarrow (CX) - 1$

4. String Manipulation Instructions

Mnemonics: **REP, MOVSB, CMPS, SCAS, LODS, STOS**

MOVSB

MOVSB

$$MA = (DS) \times 16_{10} + (SI)$$

$$MA_E = (ES) \times 16_{10} + (DI)$$

$$(MA_E) \leftarrow (MA)$$

If $DF = 0$, then $(DI) \leftarrow (DI) + 1$; $(SI) \leftarrow (SI) + 1$

If $DF = 1$, then $(DI) \leftarrow (DI) - 1$; $(SI) \leftarrow (SI) - 1$

MOVSW

$$MA = (DS) \times 16_{10} + (SI)$$

$$MA_E = (ES) \times 16_{10} + (DI)$$

$$(MA_E ; MA_E + 1) \leftarrow (MA ; MA + 1)$$

If $DF = 0$, then $(DI) \leftarrow (DI) + 2$; $(SI) \leftarrow (SI) + 2$

If $DF = 1$, then $(DI) \leftarrow (DI) - 2$; $(SI) \leftarrow (SI) - 2$

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Compare two string byte or string word

CMPS

CMPSB

$$MA = (DS) \times 16_{10} + (SI)$$

$$MA_E = (ES) \times 16_{10} + (DI)$$

Modify flags $\leftarrow (MA) - (MA_E)$

If $(MA) > (MA_E)$, then CF = 0; ZF = 0; SF = 0

If $(MA) < (MA_E)$, then CF = 1; ZF = 0; SF = 1

If $(MA) = (MA_E)$, then CF = 0; ZF = 1; SF = 0

CMPSW

For byte operation

If DF = 0, then $(DI) \leftarrow (DI) + 1$; $(SI) \leftarrow (SI) + 1$

If DF = 1, then $(DI) \leftarrow (DI) - 1$; $(SI) \leftarrow (SI) - 1$

For word operation

If DF = 0, then $(DI) \leftarrow (DI) + 2$; $(SI) \leftarrow (SI) + 2$

If DF = 1, then $(DI) \leftarrow (DI) - 2$; $(SI) \leftarrow (SI) - 2$

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Scan (compare) a string byte or word with accumulator

SCAS

SCASB

$MA_E = (ES) \times 16_{10} + (DI)$
 Modify flags $\leftarrow (AL) - (MA_E)$

If $(AL) > (MA_E)$, then $CF = 0$; $ZF = 0$; $SF = 0$

If $(AL) < (MA_E)$, then $CF = 1$; $ZF = 0$; $SF = 1$

If $(AL) = (MA_E)$, then $CF = 0$; $ZF = 1$; $SF = 0$

If $DF = 0$, then $(DI) \leftarrow (DI) + 1$

If $DF = 1$, then $(DI) \leftarrow (DI) - 1$

SCASW

$MA_E = (ES) \times 16_{10} + (DI)$
 Modify flags $\leftarrow (AX) - (MA_E)$

If $(AX) > (MA_E ; MA_E + 1)$, then $CF = 0$; $ZF = 0$; $SF = 0$

If $(AX) < (MA_E ; MA_E + 1)$, then $CF = 1$; $ZF = 0$; $SF = 1$

If $(AX) = (MA_E ; MA_E + 1)$, then $CF = 0$; $ZF = 1$; $SF = 0$

If $DF = 0$, then $(DI) \leftarrow (DI) + 2$

If $DF = 1$, then $(DI) \leftarrow (DI) - 2$

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Load string byte in to AL or string word in to AX

LODS

LODSB

$MA = (DS) \times 16_{10} + (SI)$
 $(AL) \leftarrow (MA)$

If $DF = 0$, then $(SI) \leftarrow (SI) + 1$

If $DF = 1$, then $(SI) \leftarrow (SI) - 1$

LODSW

$MA = (DS) \times 16_{10} + (SI)$
 $(AX) \leftarrow (MA ; MA + 1)$

If $DF = 0$, then $(SI) \leftarrow (SI) + 2$

If $DF = 1$, then $(SI) \leftarrow (SI) - 2$

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Store byte from AL or word from AX in to string

STOS

STOSB

$MA_E = (ES) \times 16_{10} + (DI)$
 $(MA_E) \leftarrow (AL)$

If $DF = 0$, then $(DI) \leftarrow (DI) + 1$
If $DF = 1$, then $(DI) \leftarrow (DI) - 1$

STOSW

$MA_E = (ES) \times 16_{10} + (DI)$
 $(MA_E ; MA_E + 1) \leftarrow (AX)$

If $DF = 0$, then $(DI) \leftarrow (DI) + 2$
If $DF = 1$, then $(DI) \leftarrow (DI) - 2$

5. Processor Control Instructions

Mnemonics	Explanation
STC	Set CF \leftarrow 1
CLC	Clear CF \leftarrow 0
CMC	Complement carry CF \leftarrow CF'
STD	Set direction flag DF \leftarrow 1
CLD	Clear direction flag DF \leftarrow 0
STI	Set interrupt enable flag IF \leftarrow 1
CLI	Clear interrupt enable flag IF \leftarrow 0
NOP	No operation
HLT	Halt after interrupt is set
WAIT	Wait for TEST pin active
ESC opcode mem/ reg	Used to pass instruction to a coprocessor which shares the address and data bus with the 8086
LOCK	Lock bus during next instruction

6. Program Execution Transfer Instructions

- Transfer the control to a specific destination or target instruction
- Do not affect flags

□ 8086 Unconditional transfers

Mnemonics	Explanation
CALL reg/ mem/ disp16	Call subroutine
RET	Return from subroutine
JMP reg/ mem/ disp8/ disp16	Unconditional jump

6. Program Execution Transfer Instructions

- ❑ **8086 signed conditional branch instructions**
 - ❑ **8086 unsigned conditional branch instructions**
-
- **Checks flags**
 - **If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP**

6. Program Execution Transfer Instructions

□ 8086 signed conditional branch instructions

Name	Alternate name
JE disp8 Jump if equal	JZ disp8 Jump if result is 0
JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero
JG disp8 Jump if greater	JNLE disp8 Jump if not less or equal
JGE disp8 Jump if greater than or equal	JNL disp8 Jump if not less
JL disp8 Jump if less than	JNGE disp8 Jump if not greater than or equal
JLE disp8 Jump if less than or equal	JNG disp8 Jump if not greater

□ 8086 unsigned conditional branch instructions

Name	Alternate name
JE disp8 Jump if equal	JZ disp8 Jump if result is 0
JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero
JA disp8 Jump if above	JNBE disp8 Jump if not below or equal
JAE disp8 Jump if above or equal	JNB disp8 Jump if not below
JB disp8 Jump if below	JNAE disp8 Jump if not above or equal
JBE disp8 Jump if below or equal	JNA disp8 Jump if not above

6. Program Execution Transfer Instructions

- 8086 conditional branch instructions affecting individual flags

Mnemonics	Explanation
JC disp8	Jump if CF = 1
JNC disp8	Jump if CF = 0
JP disp8	Jump if PF = 1
JNP disp8	Jump if PF = 0
JO disp8	Jump if OF = 1
JNO disp8	Jump if OF = 0
JS disp8	Jump if SF = 1
JNS disp8	Jump if SF = 0
JZ disp8	Jump if result is zero, i.e, Z = 1
JNZ disp8	Jump if result is not zero, i.e, Z = 1